datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  SMSC -> Microchip  >>> LAN91C111I-NC PDF

LAN91C111I-NC Hoja de datos - SMSC -> Microchip

LAN91C111 image

Número de pieza
LAN91C111I-NC

Other PDF
  no available.

PDF
DOWNLOAD     

page
128 Pages

File Size
656.6 kB

Fabricante
SMSC
SMSC -> Microchip SMSC

General Description
The SMSC LAN91C111 is designed to facilitate the implementation of a third generation of Fast
Ethernet connectivity solutions for embedded applications. For this third generation of products,
flexibility and integration dominate the design requirements. The LAN91C111 is a mixed signal
Analog/Digital device that implements the MAC and PHY portion of the CSMA/CD protocol at 10 and 100 Mbps. The design will also minimize data throughput constraints utilizing a 32-bit, 16-bit or 8-bit bus Host interface in embedded applications.
The total internal memory FIFO buffer size is 8 Kbytes, which is the total chip storage for transmit and receive operations.
The SMSC LAN91C111 is software compatible with the LAN9000 family of products.

PRODUCT FEATURES
„ Single Chip Ethernet Controller
„ Dual Speed - 10/100 Mbps
„ Fully Supports Full Duplex Switched Ethernet
„ Supports Burst Data Transfer
„ 8 Kbytes Internal Memory for Receive and Transmit FIFO Buffers
„ Enhanced Power Management Features
„ Optional Configuration via Serial EEPROM Interface
„ Supports 8, 16 and 32 Bit CPU Accesses
„ Internal 32 Bit Wide Data Path (Into Packet Buffer Memory)
„ Built-in Transparent Arbitration for Slave Sequential Access Architecture
„ Flat MMU Architecture with Symmetric Transmit and Receive Structures and Queues
„ 3.3V Operation with 5V Tolerant IO Buffers (See Pin List Description for Additional Details)
„ Single 25 MHz Reference Clock for Both PHY and MAC
„ External 25Mhz-output pin for an external PHY supporting PHYs physical media.
„ Low Power CMOS Design
„ Supports Multiple Embedded Processor Host Interfaces
  —ARM
  —SH
  — Power PC
  — Coldfire
  — 680X0, 683XX
  — MIPS R3000
„ 3.3V MII (Media Independent Interface) MAC-PHY Interface Running at Nibble Rate
„ MII Management Serial Interface
„ 128-Pin QFP package; lead-free RoHS compliant package also available.
„ 128-Pin TQFP package, 1.0 mm height; lead-free RoHS compliant package also available.
„ Commercial Temperature Range from 0°C to 70°C (LAN91C111)
„ Industrial Temperature Range from -40°C to 85°C (LAN91C111i)

Network Interface
„ Fully Integrated IEEE 802.3/802.3u-100Base-TX/10Base-T Physical Layer
„ Auto Negotiation: 10/100, Full / Half Duplex
„ On Chip Wave Shaping - No External Filters Required
„ Adaptive Equalizer
„ Baseline Wander Correction
„ LED Outputs (User selectable – Up to 2 LED functions at one time)
  — Link
  — Activity
  — Full Duplex
  — 10/100
  — Transmit
  — Receive

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
Integrated 10/100 Ethernet MAC + PHY
Ver
Unspecified
10/100 Ethernet MAC and PHY
Ver
Teridian Semiconductor Corporation
10/100 Ethernet MAC and PHY
Ver
Maxim Integrated
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Ver
SMSC -> Microchip
Highly Efficient Single- Chip 10/100 Non-PCI Ethernet Controller
Ver
SMSC -> Microchip
High Performance Single-Chip 10/100 Non PCI Ethernet Controller
Ver
SMSC -> Microchip
High Performance Single-Chip 10/100 Non PCI Ethernet Controller
Ver
SMSC -> Microchip
High Performance Single-Chip 10/100 Non PCI Ethernet Controller
Ver
SMSC -> Microchip
PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY (5V)
Ver
STMicroelectronics
PCI 10/100 Ethernet controller with integrated PHY (3.3V)
Ver
STMicroelectronics

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]