datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  SMSC -> Microchip  >>> LPC47N217-JN PDF

LPC47N217-JN Hoja de datos - SMSC -> Microchip

LPC47N217-JN image

Número de pieza
LPC47N217-JN

componentes Descripción

Other PDF
  no available.

PDF
DOWNLOAD     

page
5 Pages

File Size
143.2 kB

Fabricante
SMSC
SMSC -> Microchip SMSC

General Description
The SMSC LPC47N217 is a 3.3V PC 99, PC2001, and ACPI 2.0 compliant Super I/O Controller. The LPC47N217 implements the LPC interface, a pin reduced ISA interface which provides the same or better performance as the ISA/X-bus with a substantial savings in pins used. The part also includes 14 GPIO pins.
The LPC47N217 incorporates a 16C550A compatible UART and one Multi-Mode parallel port with ChiProtect™ circuitry plus EPP and ECP support. This device also offers a full 16-bit internally decoded address bus, a Serial IRQ interface with PCI CLKRUN# support, relocatable configuration ports, and three DMA channel options.

Product Features
■ 3.3 Volt Operation (5V tolerant)
■ Programmable Wakeup Event Interface (IO_PME# Pin)
■ SMI Support (IO_SMI# Pin)
■ GPIOs (14)
■ Two IRQ Input Pins
■ XNOR Chain
■ PC99a, PC2001
■ ACPI 2.0 Compliant
■ 64-pin STQFP Lead-free RoHS Compliant Package
■ Intelligent Auto Power Management
■ Serial Ports
   − One Full Function Serial Port
   − High Speed 16C550A Compatible UART with Send/Receive 16-Byte FIFO
   − Supports 230k and 460k Baud
   − Programmable Baud Rate Generator
   − Modem Control Circuitry
■ Infrared Communications Controller
   − IrDA v1.2 (4Mbps), HPSIR, ASKIR, Consumer IR Support
   − 1 IR Port
   − 96 Base I/O Address, 15 IRQ Options and 3 DMA Options
■ Multi-Mode Parallel Port with ChiProtect
   − Standard Mode IBM PC/XT, PC/AT, and PS/2 Compatible Bidirectional Parallel Port
   − Enhanced Parallel Port (EPP) Compatible - EPP 1.7 and EPP 1.9 (IEEE 1284 Compliant)
   − IEEE 1284 Compliant Enhanced Capabilities Port(ECP)
   − ChiProtect Circuitry for Protection Against Damage Due to Printer Power-On
   − 192 Base I/O Address, 15 IRQ and 3 DMA Options
■ LPC Bus Host Interface
   − Multiplexed Command, Address and Data Bus
   − 8-Bit I/O Transfers
   − 8-Bit DMA Transfers
   − 16-Bit Address Qualification
   − Serial IRQ Interface Compatible with Serialized IRQ Support for PCI Systems
   − PCI CLKRUN# Support
   − Power Management Event (IO_PME#) Interface Pin

 

Page Link's: 1  2  3  4  5 

Número de pieza
componentes Descripción
PDF
Fabricante
64-Pin Super I/O with LPC Interface
Ver
SMSC -> Microchip
56-Pin Super I/O with LPC Interface
Ver
SMSC -> Microchip
100 Pin LPC Super I/O with X-Bus Interface
Ver
SMSC -> Microchip
100 Pin Enhanced Super I/O Controller with LPC Interface ( Rev : 2004 )
Ver
SMSC -> Microchip
100 Pin Enhanced Super I/O Controller with LPC Interface
Ver
SMSC -> Microchip
100 Pin Super I/O with LPC Interface for Notebook Applications ( Rev : 2000 )
Ver
SMSC -> Microchip
100 Pin Super I/O with LPC Interface for Notebook Applications
Ver
SMSC -> Microchip
100 Pin Super I/O with LPC Interface for Notebook Applications
Ver
SMSC -> Microchip
100 Pin Super I/O with LPC Interface for Notebook Applications
Ver
SMSC -> Microchip
128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications
Ver
SMSC -> Microchip

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]