datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Maxim Integrated  >>> MAX3625A PDF

MAX3625A Hoja de datos - Maxim Integrated

MAX3625A image

Número de pieza
MAX3625A

Other PDF
  no available.

PDF
DOWNLOAD     

page
10 Pages

File Size
251.2 kB

Fabricante
MaximIC
Maxim Integrated MaximIC

General Description
The MAX3625A is a low-jitter, precision clock generator optimized for networking applications. The device integrates a crystal oscillator and a phase-locked loop (PLL) clock multiplier to generate high-frequency clock outputs for Ethernet, 10G Fibre Channel, and other networking applications.
Maxim’s proprietary PLL design features ultra-low jitter and excellent power-supply noise rejection, minimizing design risk for network equipment.
The MAX3625A has three LVPECL outputs. Selectable output dividers and a selectable feedback divider allow a range of output frequencies.


FEATUREs
♦ Crystal Oscillator Interface: 24.8MHz to 27MHz
♦ CMOS Input: Up to 320MHz
♦ Output Frequencies
   Ethernet: 62.5MHz, 125MHz, 156.25MHz, 312.5MHz
   10G Fibre Channel: 159.375MHz, 318.75MHz
♦ Low Jitter
   0.14psRMS (1.875MHz to 20MHz)
   0.36psRMS (12kHz to 20MHz)
♦ Excellent Power-Supply Noise Rejection
♦ No External Loop Filter Capacitor Required


APPLICATIONs
   Ethernet Networking Equipment
   Fibre Channel Storage Area Network

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
Low-Jitter, Precision Clock Generator with Three Outputs
Ver
Maxim Integrated
Low-Jitter, Precision Clock Generator with Three Outputs
Ver
Maxim Integrated
Low-Jitter, Precision Clock Generator with Four Outputs
Ver
Maxim Integrated
Low-Jitter, Precision Clock Generator with Four Outputs
Ver
Maxim Integrated
Low-Jitter, Precision Clock Generator with Two Outputs
Ver
Maxim Integrated
+3.3V, Low-Jitter, Precision Clock Generator with Multiple Outputs
Ver
Maxim Integrated
+3.3V, Low-Jitter, Precision Clock Generator with Multiple Outputs
Ver
Maxim Integrated
Low Jitter Clock Generator with Eight LVPECL Outputs ( Rev : Rev0 )
Ver
Analog Devices
Low Jitter Clock Generator with Eight LVPECL Outputs
Ver
Analog Devices
Low-Jitter 155MHz/622MHz Clock Generator
Ver
Maxim Integrated

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]