TheMC14094B combines an 8–stage shift register with adata latch for each stage and a three–state output from each latch. Datais shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The QSoutput data is forusein high–speed cascaded systems. The Q′Soutput data is shifted on the following negative clock transition for use in low–speed cascaded systems. Datafrom each stage of the shift register is latched on the negative transitionof the strobe input. Data propagates through the latch while strobe is high. Outputsof the eightdata latches are controlled by three–state buffers whichare placed inthe high–impedance state by a logic Low on Output Enable.

• Three–State Outputs
• Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
• Input Diode Protection
• Data Latch
• Dual Outputs for Data Out on Both Positive and Negative Clock Transitions
• Useful for Serial–to–Parallel Data Conversion
• Pin–for–Pin Compatible with CD4094B