datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Philips Electronics  >>> PCD5002 PDF

PCD5002 Hoja de datos - Philips Electronics

PCD5002 image

Número de pieza
PCD5002

Other PDF
  no available.

PDF
DOWNLOAD     

page
48 Pages

File Size
173.5 kB

Fabricante
Philips
Philips Electronics Philips

GENERAL DESCRIPTION
The PCD5002 is a very low power pager decoder and controller, capable of handling both standard POCSAG and the advanced APOC-1 code. Continuous data decoding upon reception of a dedicated sync word is available for news pager applications.
Data rates supported are 512, 1200 and 2400 bits/s using a single 76.8 kHz crystal. On-chip EEPROM is programmable using a minimum supply voltage of 2.0 V, allowing ‘over-the-air’ programming. I2C-bus compatible.


FEATURES
• Wide operating supply voltage range: 1.5 to 6.0 V
• EEPROM programming requires only 2.0 V supply
• Low operating current: 50 µA typ. (ON), 25 µA typ. (OFF)
• Temperature range −25 to +70 °C
• “CCIR radio paging Code No. 1” (POCSAG) compatible
• Supports Advanced Pager Operator’s Code Phase 1 (APOC-1) for extended battery economy
• 512, 1200 and 2400 bits/s data rates using 76.8 kHz crystal
• Built-in data filter (16-times oversampling) and bit clock recovery
• Advanced ACCESS synchronization algorithm
• 2-bit random and (optional) 4-bit burst error correction
• Up to 6 user addresses (RICs), each with 4 functions/alert cadences
• Up to 6 user address frames, independently programmable
• Standard POCSAG sync word, plus up to 4 user programmable sync words
• Continuous data decoding upon reception of user programmable sync word (optional)
• Received data inversion (optional)
• Call alert via beeper, vibrator or LED
• 2-level acoustic alert using single external transistor
• Alert control: automatic (POCSAG type), via cadence register or alert input pin
• Separate power control of receiver and RF oscillator for battery economy
• Synthesizer set-up and control interface (3-line serial)
• On-chip EEPROM for storage of user addresses (RICs), pager configuration and synthesizer data
• On-chip SRAM buffer for message data
• Slave I2C-bus interface to microcontroller for transfer of message data, status/control and EEPROM programming (data transfer at up to 100 kbits/s)
• Wake-up interrupt for microcontroller, programmable polarity
• Direct and I2C-bus control of operating status (ON/OFF)
• Battery-low indication (external detector)
• Out-of-range condition indication
• Real time clock reference output
• On-chip voltage doubler
• Interfaces directly to UAA2080 and UAA2082 paging receivers.


APPLICATIONS
• Advanced display pagers (POCSAG and APOC-1)
• Basic alert-only pagers
• Information services
• Personal organizers
• Telepoint
• Telemetry/data transmission.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
Advanced POCSAG Paging Decoder
Ver
Philips Electronics
POCSAG Paging Decoder
Ver
Philips Electronics
PAGING DECODER IC (POCSAG)
Ver
Seiko Instruments Inc
PAGING DECODER IC (POCSAG)
Ver
Seiko Instruments Inc
PAGING DECODER
Ver
Seiko Instruments Inc
PAGING DECODER
Ver
Seiko Instruments Inc
POCSAG Decoder For Pagers
Ver
Nippon Precision Circuits
Enhanced Pager Decoder for POCSAG
Ver
Philips Electronics
POCSAG Decoder For Multiframe Pagers
Ver
Nippon Precision Circuits
POCSAG Decoder For Multiframe Pagers
Ver
Nippon Precision Circuits

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]