SUMMARY DESCRIPTION
The PSD family of memory systems for microcontrollers (MCUs) brings In-System-Programmability
(ISP) to Flash memory and programmable logic.
The result is a simple and flexible solution for embedded designs. PSD devices combine many of
the peripheral functions found in MCU based applications.
The CPLD in the PSD devices features an optimized macrocell logic architecture. The PSD mac
rocell was created to address the unique requirements of embedded system designs. It al
lows direct connection between the system address/data bus, and the internal PSD registers, to
simplify communication between the MCU and other supporting devices.

FEATURES SUMMARY
■Flash In-System Programmable (ISP)
Peripheral for 8-bit MCUs
■3.3 V±10% Single Supply Voltage
■2 Mbit of Primary Flash Memory (8 uniform
sectors, 32K x 8)
■256 Kbit Secondary Flash Memory (4 uniform
sectors)
■64 Kbit of battery-backed SRAM
■Over 3,000 Gates of PLD: DPLD and CPLD
■27 Reconfigurable I/O ports
■Enhanced JTAG Serial Port
■Programmable power management
■High Endurance:
– 100,000 Erase/Write Cycles of Flash Memory
– 1,000 Erase/Write Cycles of PLD