datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Philips Electronics  >>> SAA7206H PDF

SAA7206H Hoja de datos - Philips Electronics

SAA7206H image

Número de pieza
SAA7206H

componentes Descripción

Other PDF
  no available.

PDF
DOWNLOAD     

page
52 Pages

File Size
182.8 kB

Fabricante
Philips
Philips Electronics Philips

GENERAL DESCRIPTION
The SAA7206H (DVB compliant) is designed for use in MPEG-2 based digital TV receivers, incorporating conditional access filters. Such receivers are to be implemented in, for instance, a digital video broadcasting top set box, or an integrated digital TV receiver.


FEATURES
• Input data fully compliant with the Transport Stream (TS) definition of the MPEG-2 systems specification
• Input data signals; [Forward Error Correction (FEC) Interface]
    – modem data input bus (8-bit wide)
    – valid input data indicator
    – erroneous packet indicator
    – first packet byte indicator
    – byte strobe signal (for asynchronous mode only).
        The interface can be programmed to one of two modes:
    – Asynchronous mode; byte strobe input signal (MBCLK) < 9 MHz, for connection to a modem (FEC)
    – Synchronous mode; MBCLK is not used. Data is delivered to the descrambler synchronized with the chip clock (DCLK) [9 MHz (typ.) with a 33% duty cycle].
• No external memory
• Effective bit rate; fbit ≤ 72 MHz
• Control interface; 8-bit multiplexed data/address, memory mapped I/O (90CE201 microcontroller parallel bus compatible), in combination with a microcontroller interrupt signal (IRQ)
• Output ports are identical to the input data interface (demultiplexer interface)
    – except for the packet error indicator (MB/MB), as the descrambler translates an active MB signal to the ‘transport_error_indicator’ bit in the transport stream
    – except for the byte strobe input signal (MBCLK), as data is delivered to the demultiplexer, synchronized with the descrambler chip clock which is generated by the demultiplexer
• Descrambler, based on the super descrambler mechanism algorithm with stream decipher and block decipher. The descrambler is initialized with a 64-bit Control Word (CW) at the beginning of a transport stream packet payload of a selected Packet Identification (PID). The descrambler operates on transport stream packet or Packetized Elementary Stream (PES) packet payloads
• Microcontroller support; only for control, no specific descrambling tasks are performed by the microcontroller. However, parsing and processing of conditional access information (such as EMM and ECM data) is left to the system microcontroller
• Boundary scan test port for boundary scan.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
SMPTE-259M/DVB-ASI Descrambler/Framer-Controller
Ver
Cypress Semiconductor
DVB/DSS Compliant Receiver
Ver
Hynix Semiconductor
SMPTE-259M/DVB-ASI Descrambler/Framer-Controller ( Rev : 1999 )
Ver
Cypress Semiconductor
DVB/DSS Compliant Receiver
Ver
Hynix Semiconductor
DVB/DSS Compliant Receiver
Ver
Hyundai Micro Electronics
SMPTE-259M/DVB-ASI Descrambler/Framer-Controller
Ver
Cypress Semiconductor
Analog voice scrambler/descrambler
Ver
Philips Electronics
Downconverter for DVB
Ver
Philips Electronics
DVB-C channel receiver
Ver
Philips Electronics
DVB selective AGC amplifier
Ver
Philips Electronics

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]