An Energy-Efficient Solution from Freescale

FPGA REFERENCE CLOCK PHASE JITTER SPECIFICATIONS

2 Channel 8 Times Oversampling Digital Filter Operatable at System Clock Independent From Input Serial Clock

LVTTL-to-GTLP Clock Driver

1 TO 4 CLOCK BUFFER

1 to 4 Clock Buffer

4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER

How to choose a bypass diode for a silicon panel junction box

8:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER

Clock driver