AM79C961AKCW Ver la hoja de datos (PDF) - Advanced Micro Devices
Número de pieza
componentes Descripción
Lista de partido
AM79C961AKCW
Advanced Micro Devices
AM79C961AKCW Datasheet PDF : 206 Pages
| |||
APPENDIX F
Some Characteristics of the
XXC56 Serial EEPROMs
SWITCHING CHARACTERISTICS of a TYPICAL XXC56 SERIAL EEPROM INTERFACE
Applicable over recommended operating range from TA = –40×C to +85×C, VCC = +1.8 V
to +5.5 V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)
Parameter
Symbol
fSK
tSKH
tSKL
tCS
tCSS
tDIS
tCSH
tDIH
tPD1
tPD0
tSV
tDF
tWP
Parameter Description
SK Clock Frequency
SK High Time
SK Low Time
Minimum CS Low Time
CS Setup Time
DI Setup Time
CS Hold Time
DI Hold Time
Output Delay to ‘1’
Output Delay to ‘0’
CS to Status Valid
CS to DO in High Impedance
Write Cycle Time
Endurance
Test Conditions
Min
0
(Note 1)
500
(Note 1)
500
(Note 2)
500
Relative to SK
100
Relative to SK
200
Relative to SK
0
Relative to SK
200
AC Test
AC Test
AC Test
AC Test; CS = VIL
Number of Data
Changes per Bit
Typical 100,000
Max
0.5
1000
1000
1000
200
10
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
Cycles
Notes:
1. The SK frequency specifies a minimum SK clock period of 2 µs, therefore in an SK clock cycle tSKH + tSKL must be greater
than or equal to 2 µs. For example, if the tSKL = 500 ns then the minimum tSKH = 1.5 µs in order to meet the SK frequency
specification.
2. CS must be brought low for a minimum of 500 ns (tCS) between consecutive instruction cycles.
Am79C961A
201
Share Link: