CY7C008V(2010) Ver la hoja de datos (PDF) - Cypress Semiconductor
Número de pieza
componentes Descripción
Lista de partido
CY7C008V Datasheet PDF : 23 Pages
| |||
CY7C008V CY7C018V CY7C009V CY7C019V 3.3 V 64 K/128 K × 8/9
Dual-Port Static RAM
CY7C008V/009V
CY7C018V/019V
3.3 V 64 K/128 K × 8/9
Dual-Port Static RAM
3.3 V 64 K/128 K × 8/9 Dual-Port Static RAM
Features
■ True dual-ported memory cells which allow simultaneous
access of the same memory location
■ 64 K × 8 organization (CY7C008)
■ 128 K × 8 organization (CY7C009)
■ 64 K × 9 organization (CY7C018)
■ 128 K × 9 organization (CY7C019)
■ 0.35-micron CMOS for optimum speed/power
■ High-speed access: 15/20/25 ns
■ Low operating power
❐ Active: ICC = 115 mA (typical)
❐ Standby: ISB3 = 10 A (typical)
Logic Block Diagram
R/WL
CE0L
CE1L
OEL
CEL
■ Fully asynchronous operation
■ Automatic power-down
■ Expandable data bus to 16/18 bits or more using
Master/Slave chip select when using more than one device
■ On-chip arbitration logic
■ Semaphores included to permit software handshaking
between ports
■ INT flag for port-to-port communication
■ Dual chip enables
■ Pin select for Master or Slave
■ Commercial and industrial temperature ranges
■ Available in 100-pin TQFP
■ Pb-free packages available
CER
R/WR
CE0R
CE1R
OER
[1]
8/9
I/O0L–I/O7/8L
I/O
Control
I/O
Control
8/9
[1]
I/O0R–I/O7/8R
[2]
A0L–A15/16L
16/17
Address
Decode
True Dual-Ported
RAM Array
Address
Decode
16/17
[2]
A0R–A15/16R
[2]
A0L–A15/16L
CEL
OEL
R/WL
SEML
BUSYL [3]
INTL
16/17
Notes
1. I/O0–I/O7 for ×8 devices; I/O0–I/O8 for ×9 devices.
2. A0–A15 for 64 K devices; A0–A16 for 128 K.
3. BUSY is an output in master mode and an input in slave mode.
Interrupt
Semaphore
Arbitration
M/S
16/17
[2]
A0R–A15/16R
CER
OER
R/WR
SEMR
[3] BUSYR
INTR
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 38-06044 Rev. *E
• San Jose, CA 95134-1709 • 408-943-2600
Revised November 9, 2010
[+] Feedback
Share Link: 