EM638325 Ver la hoja de datos (PDF) - Etron Technology
Número de pieza
componentes Descripción
Lista de partido
EM638325 Datasheet PDF : 72 Pages
| |||
EtronTech
2Mega x 32 SDRAM EM638325
Operation Mode
Fully synchronous operations are performed to latch the commands at the positive edges of CLK.
Table 2 shows the truth table for the operation commands.
Table 2. Truth Table (Note (1), (2) )
Command
State CKEn-1 CKEn DQM(6) BS0,1 A10 A9-0 CS# RAS# CAS# WE#
BankActivate
Idle(3)
H
X
X
V Row address L L H H
BankPrecharge
Any
H
X
X
VL
X
LL H L
PrechargeAll
Any
H
X
X
XH
X
LL H L
W rite
Active(3)
H
X
X
Write and AutoPrecharge
Active(3)
H
X
X
V L Column L H L L
address
V
H (A0 ~ A7) L H
L
L
Read
Active(3)
H
X
X
Read and Autoprecharge
Active(3)
H
X
X
V L Column L H L H
address
V
H (A0 ~ A7) L H
L
H
Mode Register Set
Idle
H
X
X
OP code
LL L L
No-Operation
Any
H
X
X
XX
X
LH H H
Burst Stop
Active(4)
H
X
X
XX
X
LH H L
Device Deselect
Any
H
X
X
XX
X
HX X X
AutoRefresh
Idle
HHX
XX
X
LL L H
SelfRefresh Entry
Idle
H
L
X
XX
X
LL L H
SelfRefresh Exit
Idle
L
H
X
XX
X
HX X X
(SelfRefresh)
LH H H
Clock Suspend Mode Entry
Active
H
L
X
XX
X
XX X X
Power Down Mode Entry
Any(5)
H
L
X
XX
X
HX X X
LH H H
Clock Suspend Mode Exit
Active
L
H
X
XX
X
XX X X
Power Down Mode Exit
Any
L
H
X
XX
X
HX X X
(PowerDown)
LH H H
Data Write/Output Enable
Active
H
X
L
XX
X
XX X X
Data Mask/Output Disable
Active
H
X
H
XX
X
XX X X
Note: 1. V = Valid, X = Don't care, L = Logic low, H = Logic high
2. CKEn signal is input level when commands are provided.
CKEn-1 signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BS signal.
4. Device state is 1, 2, 4, 8, and full page burst operation.
5. Power Down Mode can not enter in the burst operation.
When this command is asserted in the burst cycle, device state is clock suspend mode.
6. DQM0-3
Preliminary
5
Rev 1.4
Oct. 2005
Share Link: 