LAN91C96 Ver la hoja de datos (PDF) - SMSC -> Microchip
Número de pieza
componentes Descripción
Lista de partido
LAN91C96 Datasheet PDF : 125 Pages
| |||
Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet
ECSR Power Down bit must not be set to one (1) in LOCAL BUS mode.
Table 5.8 - PCMCIA Mode (Refer To Table 5.7 For Next States To Wake-Up Events)
NO.
1
2
3
4
5
6
7
7S
8
8S
Note1:
CURRENT STATE
PWRDWN
PIN
(A=ASSRTD)
ECOR
FUNC
ENABLE
ECSR
PWR
DOWN
A
X
X
nA
1
0
nA
1
0
nA
1
0
nA
0
X
nA
0
X
nA
1
1
nA
1
1
nA
1
1
nA
1
1
CTR
PWR
DWN
BIT
X
0
0
1
X
X
0
1
0
1
CTR
WAKEUP_E
N BIT
POWERS
DOWN
DOES NOT POWER
DOWN
X
Everything.
Asserts the
modem power
down pin
(nPWDN)
also
0
Ethernet Tx, Rx,
Link; PCMCIA
Att/Config Mem
1
Ethernet Tx Ethernet Rx, Link;
PCMCIA Att/Config
Mem
1
Ethernet Tx, PCMCIA Att/Conf
Rx1, Link1
Memory
0
Ethernet Tx, PCMCIA Att/Conf
Rx, Link
Memory
1
Ethernet Tx, PCMCIA Att/Conf
Rx1, Link1
Memory
0
Ethernet Tx, PCMCIA Att/Config
Rx, Link
Mem
0
Ethernet Tx, PCMCIA Att/Config
Rx, Link
Mem
1
Ethernet Tx, PCMCIA Att/Config
Rx1, Link1
Mem
1
Ethernet Tx, PCMCIA Att/Config
Rx1, Link1
Mem
The LAN91C96 implementation is different from the LAN91C95; the LAN91C96 powers down the Ethernet
Rx and Link logic also, whereas, the LAN91C95 does not.
NO.
WAKES UP BY
1 PWRDWN Pin
deassertion
2
3 By writing a 0 to
CTR WAKEUP_EN
bit
Table 5.9 - PCMCIA Mode
PWR DWN PIN
(A= ASSRTD)
nA
NEXT STATE
ECOR
FUNC
ENABLE
ECSR
PWR
DOWN
CTR
PWRDWN
BIT
No
change
No
No change
change
nA
1
0
0
nA
1
0
0
CTR
WAKEUP_EN
BIT
No change
0
0
COMMENTS
Pin deassertion
will make the
Att/Conf Mem
accessible
entirely
Fully Awake
SMSC LAN91C965v&3v
Page 33
DATASHEET
Rev. 09/10/2004
Share Link: 