MB86612 Ver la hoja de datos (PDF) - Fujitsu
Número de pieza
componentes Descripción
Lista de partido
MB86612 Datasheet PDF : 40 Pages
| |||
MB86612
2. Bank 0 Registers
Bank 0 contains the registers required for 1394 settings and transfers.
Access to this bank is enabled by writing ‘0000h’ to the bank select register (3Eh).
Address
HEX A5 A4 A3 A2 A1
Write operation
Read operation
10 0 1 0 0 0
Sending ISO PKT header
setting register (high)
Receiving ISO PKT header
display register (high)
12 0 1 0 0 1
Sending ISO PKT header
setting register (low)
Receiving ISO PKT header
display register (low)
14 0 1 0 1 0
Sending ASYNC des ID
setting register
(reserved)
16 0 1 0 1 1
Sending ASYNC PKT param
setting register
Receiving ASYNC PKT param
display register
18 0 1 1 0 0
Sending ASYNC data length
setting register
Receiving ASYNC data length
display register
1A 0 1 1 0 1
Sending ASYNC ex tcode
setting register
Receiving ASYNC ex tcode
display register
1C 0 1 1 1 0
Sending ASYNC source ID
setting register
Receiving ASYNC source ID
display register
1E 0 1 1 1 1
Sending ASYNC resp param
setting register
Receiving ASYNC resp param
display register
20 1 0 0 0 0
Sending ASYNC des offset
setting register (high)
Receiving ASYNC des offset
display register (high)
22 1 0 0 0 1
Sending ASYNC des offset
setting register (middle)
Receiving ASYNC des offset
display register (middle)
24 1 0 0 1 0
Sending ASYNC des offset
setting register (low)
Receiving ASYNC des offset
display register (low)
26 1 0 0 1 1
(reserved)
←
28 1 0 1 0 0
(reserved)
PHY ID display register
2A 1 0 1 0 1
(reserved)
NODE config display register
2C 1 0 1 1 0
(reserved)
PORT config display register (port0)
2E 1 0 1 1 1
(reserved)
PORT config display register (port1)
30 1 1 0 0 0
state clear setting register
root ID display register
32 1 1 0 0 1 Self ID PKT param setting register
ISO resource manager ID
display register
34 1 1 0 1 0
(reserved)
←
36 1 1 0 1 1
(reserved)
←
38 1 1 1 0 0
(reserved)
cycle timer monitor
display register (high)
3A 1 1 1 0 1
(reserved)
cycle timer monitor
display register (low)
3C 1 1 1 1 0
(reserved)
←
35
Share Link: 