MT9041 Ver la hoja de datos (PDF) - Mitel Networks
Número de pieza
componentes Descripción
Lista de partido
MT9041 Datasheet PDF : 14 Pages
| |||
MT9041
Advance Information
VDD
MCLKo
MCLKi
FP8-GCI
F0o
FP8-STB
C1.5
4 3 2 1 28 27 26
5
25 IC0
6
24 IC0
7
23 MS
8
22 IC0
9
21 IC0
10
20 IC1
11
19 IC0
12 13 14 15 16 17 18
Pin Description
Figure 2 - Pin Connections
Pin # Name
Description
1
VSS Negative Power Supply Voltage. Nominally 0 Volts.
2,3
IC0 Internal Connection 0. Connect to VSS.
4
PRI Primary Reference Input (TTL compatible). This input (either 8 kHz, 1.544 MHz, or 2.048
MHz as controlled by the input frequency selection pins) is used as the primary reference
source for PLL synchronization.
5
VDD Positive Supply Voltage. Nominally +5 volts.
6 MCLKo Master Clock Oscillator Output. This is a CMOS buffered output used for driving a 20 MHz
crystal.
7
MCLKi Master Clock Oscillator Input. This is a CMOS input for a 20 MHz crystal or crystal
oscillator. Signals should be DC coupled to this pin.
8 FP8-GCI Frame Pulse Output (CMOS compatible). This is an 8 kHz output framing pulse that
indicates the start of the active GCI-BUS frame. The pulse width is based upon the period of
the 8.192 MHz synchronization clock.
9
F0o Frame Pulse Output (CMOS compatible). This is an 8 kHz output framing pulse that
indicates the start of the active ST-BUS frame. The pulse width is based upon the period of
the 4.096 MHz synchronization clock. This is an active low signal.
10 FP8-STB Frame Pulse Output (CMOS compatible). This is an 8 kHz output framing pulse that
indicates the start of the active ST-BUS frame. The pulse width is based upon the period of
the 8.192 MHz synchronization clock.
11
C1.5 Clock 1.544 MHz (CMOS compatible). This ouput is a 1.544 MHz (T1) output clock locked
to the reference input signal.
12
C3 Clock 3.088 MHz (CMOS compatible). This output is a 3.088 MHz output clock locked to
the reference input signal.
13
C2 Clock 2.048 MHz (CMOS compatible). This output is a 2.048 MHz (E1) output clock
locked to the reference input signal.
14
C4 Clock 4.096 MHz (CMOS compatible). This output is a 4.096 MHz output clock locked to
the reference input signal.
15
VSS Negative Power Supply Voltage. Nominally 0 Volts.
16
C8 Clock 8.192 MHz (CMOS compatible). This output is an 8.192 MHz output clock locked to
the reference input signal.
3-84
Share Link: 