MX98704EC Ver la hoja de datos (PDF) - Macronix International
Número de pieza
componentes Descripción
Lista de partido
MX98704EC Datasheet PDF : 15 Pages
| |||
1.0 FEATURES
PRELIMINARY
MX98704
100BASE-TX
PHYSICAL DATA TRANSCEIVER
• Full-Duplex Operation
• Generates 125-Mhz Transmit Clock and 25-Mhz SYMCLK
• Converts 5-Bit Parallel Transmit Data to 1-Bit Serial Data
• Converts Transmit NRZ Data to NRZI Data
• Loopback and Transmitter-Off Modes
• Recovers 125-MHz Clock from Incoming serial NRZI Data Stream
• Reclocks Incoming Serial NRZI Data Stream Using Recovered Clock
• Converts Received Serial Bit Stream to 5-Bit Paralled Form
• Converts NRZI data to NRZ
• Generates 25-MHz Receive Clock
• Package type
-52 PLCC
-52 PQFP
2.0 GENERAL DESCRIPTION
The 100Base-Tx Physical Data Transceiver (PDTR) includes the Physical Data Transmitter (PDT) and the Physical Data
Receiver (PDR). The PDT converts encoded symbols into a serial NRZI data stream. The on-chip PLL generates a bit
rate clock from the TCLKIN or crystal reference. The PDR uses a built-in clock recovery PLL to extract clock information
from the received data stream. The recovered clock is used for serial-to-parallel data conversion.
2.1 FUNCTIONAL BLOCK DIAGRAM
P/N : PM0351
TDAT4-0
SYMCLK
XTAL1,
XTAL2
TCLKIN
RDAT4-0
Input
Register
Shifter
NRZ/
NRZI
25 Mhz
Crystal
Oscillator
Output
Register
Clock Multiplier (PLL)
NRZ/
NRZI
Shifter
Output
Control
Media
Interface
RSCLK
TEST
LPBKB
Divided by 5
Clock & Data
Recovery
(PLL)
Clock
Generator
Control Logic MUX
Normal Mode
Test & Loopback
Signal
Detect
Data Transceiver Functions Block Diagram
1
TDH, TDL
TXEN
RDH, RDL
SDO
SDI
REV. 1.4, SEP. 15, 1997
Share Link: 