MX98726 Ver la hoja de datos (PDF) - Macronix International
Número de pieza
componentes Descripción
Lista de partido
MX98726 Datasheet PDF : 55 Pages
| |||
MX98726
2.1 Pin Description : ( all internal pull-up resistor is 168K ohm, pull-down is 70k ohm )
PIN#
82
49-54,
56,57
59-62,
66-69
76
70-73
79
78
81
Pin Name
CLKIN
AD[7:0]
AD[15:8]
ALE
A[19:16]
RDB
WRB
INTB
75
BHEB
80
SRDY
47
CSB
48
MIO
45
HOLD
46
HLDA
77
PSENB
74
RSTB
Type
I, TTL
I/O, 4ma
Description
Host Clock Input : 8M to 40 Mhz.
Multiplexed Address/Data Bit [7:0] :
I/O, 4ma Multiplexed Address/Data Bit [15:8] :
I,TTL
I, TTL
I, TTL
I, TTL
O/D, 4ma
I,TTL
O, 4ma
I, TTL
I, TTL
O, 4ma
I, TTL
I, TTL
I,TTL
Address Latch Enable : Active high
Host Address Bit [19:16] : Internal pull-down
Host Read Strobe: Active low.
Host Write Strobe : Active low.
Host Interrupt Output : Polarity can be programmed, default is active low.
For active Low interrupt application, external pull-up is reguired. For active
high interrupt application, external pull-down is required.
Host Byte High Enable :
BHEB A0 Function
0
0
Word Transfer
0
1
Upper Byte Transfer
1
0
Lower Byte Transfer
1
1
Lower Byte Transfer
Synchronous Host Ready Output : Active high synchronized to CLKIN to
indicate data is ready to be transferred. Initially low at the beginning of a
host cycle.
Chip Select : Active low, used to enable GMAC to decode host address.
When high, no host cycle is recognized by MAC.
Host Memory/IO cycle indicator : Set for memory access and reset for IO
access. Internal pull-up. Decode of MIO can be disable by DISMIO regis-
ter bit. Default is enabled.
Packet Memory Bus Hold Request : Active high to request Host to "float"
its interface of the packet memory. Host grants the packet buffer bus to
MX98726 by asserting HLDA = 1.
Packet Memory Bus Hold Acknowledge: Packet buffer bus is granted to
MX98726. If HLDA=0 then MX98726 will float its interface on the packet
buffer. Internal pull-up.
Host Program Strobe Enable : Active low to indicate current cycle is a
ROM access and MX98726 will not decode this ROM cycle. PSENB must
high for packet memory access.
Host Reset Input : Active low
P/N:PM0555
MACRONIX INTERNATIONAL CO., LTD. reserves the rignt to change product and specifications without notice.
5
REV. 0.9.8, FEB. 14, 2000
Share Link: 