SC92031 Ver la hoja de datos (PDF) - Silan Microelectronics

Número de pieza

componentes Descripción

Lista de partido

SC92031

10/100 MBPS INTEGRATED PCI ETHERNET MEDIA ACCESS CONTROLLER AND PHYSICAL LAYER

Silan Microelectronics 

SC92031

(Continued)

Pin No.

50

80

56

57

68

77

Symbol

CLKR

SE

ANTEST_A

ANTEST_B

PORXRS

G_RST

Description

Clock run for PCI system. In normal operation situation, Host should assert

this signal to indicate SC92031 about the normal situation. On the other

hand, when the host will dessert this signal when the clock is going down to

a non-operating frequency. When SC92031 recognizes the de-asserted

status of clockrun, then it will assert clockrun to request host to maintain the

normal clock operation. When clockrun function is disabled then the

SC92031 will set clockrun in tri-state.

Scan chain test enable

Analog test pin

Power on reset output

Global reset input pin

REGISTER DESCRIPTION

The chip provides the following set of operational registers mapped into PCI memory space or I/O space.

Offset

R/W

Tag

Bit Width

Description

0x00

R/W CONFIG0

32

Software Reset

0x04

R/W CONFIG1

32

Select Rx Buffer Size

0x08

R

RBW_PTR

32

Rx buffer write pointer

0x0C

R

INT_STATUS

32

Interrupt status register

0x10

R/W INT_MASK

32

Interrupt mask register

0x14

R/W RBSA

32

Rx buffer start address

0x18

R/W RBR_PTR

32

Rx buffer read pointer

0x1C

R

TX_STATUS

32

Transmit Status of All Descriptors

0x20

R

TX_ STATUS0

32

Transmit Status of Descriptor 0

0x24

R

TX_ STATUS1

32

Transmit Status of Descriptor 1

0x28

R

TX_ STATUS2

32

Transmit Status of Descriptor 2

0x2C

R

TX_ STATUS3

32

Transmit Status of Descriptor 3

0x30

R/W TX_ADDR0

32

Transmit Start Address of Descriptor 0

0x34

R/W TX_ADDR1

32

Transmit Start Address of Descriptor 1

0x38

R/W TX_ADDR2

32

Transmit Start Address of Descriptor 2

0x3C

R/W TX_ADDR3

32

Transmit Start Address of Descriptor 3

0x40

R/W RX_CONFIG

32

Receive Configuration Register

0x44

R/W MAC_ADDR0

32

MAC Address 0

0x48

R/W MAC_ADDR1

32

MAC Address 1

0x4C

R/W MULTI_GROUP0

32

Multicast Group 0

0x50

R/W MULTI_GROUP1

32

Multicast Group 1

0x54

R

RX_STATUS0

32

Receive Status Register 0

0x58

-

-

32

Reserved

(To be continued)

HANGZHOU SILAN MICROELECTRONICS CO.,LTD

Http: www.silan.com.cn

REV:1.0 2004.08.03

Page 7 of 38

Share Link: