datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

W89C982AF Ver la hoja de datos (PDF) - Winbond

Número de pieza
componentes Descripción
Lista de partido
W89C982AF Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Preliminary W89C982AF
Continued
NAME
INTER-IMPR II INTERFACE PINS
NO.
I/O
DESCRIPTION
IBEN
39
I Inter-IMPR II interface Enable:
IBEN is driven by HUB integrator. The integrator will drive the
IBEN low if there is only one IMPR II which outputs ICRS to the
inter-IMPR II interface. The IMPR II that asserts ICRS will be
allowed to transmit valid messages to the IMPR II integrator when
IBEN is low.
ICOL
40
I Inter-IMPR II Collision:
ICOL will be driven low when more than one IMPR II
simultaneously output ICRS to the IMPR II integrator. The IMPR II
will not transmit any data to the IMPR II integrator when ICOL is
low. On this situation the collision messages will still be sent to all
ports of the IMPR II.
IDCLK
44
I Inter-IMPR II Data Clock:
O IDCLK will drive a 10 MHz clock output when ICRS is asserted
and IBEN is driven. If ICRS is not asserted and IBEN is driven,
IDCLK will be driven by the IDCLK signal of another IMPR II. If a
dumb hub is used, i.e., no IBEN is present, this pin is in high
impedance. This pin is synchronous to IDAT data.
IDAT
45
I Inter-IMPR II Data:
O The IMPR II sends/receives valid packets or inter-port collision
Z
messages to/from other IMPR IIs through the IDAT pin in NRZ
format. IDAT is in high-Z state during inter-IMPR II collisions or
when the network is idle. IDAT remains high when there is a
transmit collision in the IMPR II.
IJAM
42
I Inter-IMPR II IJAM:
O IJAM is driven low when a valid packet is being sent. IJAM is
driven high when IDAT carries a collision message (i.e., always
Z high or always low). IDAT = 0 indicates a multiport collision and
IDAT = 1 indicates a single port collision condition.
During inter-IMPR II collisions or when the network is idle, IJAM
should be in high-Z state.
MANAGEMENT BUS PINS
RST
38
I IMPR II Reset:
The IMPR II will be forced into its initial state when RST is driven
low.
MCLK
28
I Management Bus Clock:
The management data are clocked by MCLK serially. The rising
edge of MCLK will latch the data into or out of the IMPR II.
Publication Release Date: November 1996
-5-
Revision A1

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]