datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

RTL8196C-GR Ver la hoja de datos (PDF) - Realtek Semiconductor

Número de pieza
componentes Descripción
Lista de partido
RTL8196C-GR
Realtek
Realtek Semiconductor Realtek
RTL8196C-GR Datasheet PDF : 44 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
RTL8196C
Datasheet
6.2.2. Bank Address Mapping
The flash controller supports boot sector flash memory and the system always boots from bank0. The
boot bank (bank 0) is mapped to KSEG1 with the start physical address of 0x1E00.0000 (virtual address:
0xBD00.0000). Bank0 is also mapped to the start physical address of 0x1FC0.0000.
The system always boots up from bank 0. For software, it is suggested that the program jumps to the
space [0x1E00.0000~0x1EFF.FFFF] for a larger continuous space after booting up from 0x1FC0.0000.
However, for backward compatibility, the program can choose to stay in the 4MByte space
[0x1FC0.0000~0x1FFF.FFFF].
RNeFaIDRlEPtONReTATkIIAOLN VDDH
A15
A14
A13
A12
A11
A10
A9
A8
A19
A20
WE#
SYS_RST#
A21
1K R
A18
A17
A7
A6
A5
A4
A3
A2
A1
FLASH #1
U3
1
2
3
4
5
6
A15
A14
A13
A12
A11
7
8
9
10
A10
A9
A8
A19
11
12
13
14
15
NC
WE
RST
NC
NC
16
17
18
19
RY/BY
A18
A17
A7
20
21
22
23
A6
A5
A4
A3
24 A2
A1
48
A16
BYTE
GND
Q15/A-1
Q7
47
46
45
44
43
Q14
Q6
Q13
Q5
42
41
40
39
Q12
Q4
VCC
Q11
Q3
38
37
36
35
34
Q10
Q2
Q9
Q1
33
32
31
30
Q8
Q0
OE
GND
29
28
27
26
CE 25
A0
FLASH
VDDH
R
C
1K
A16
0.1uF
D15
D7
D14
D6
D13
D5
D12
D4
D11
D3
D10
D2
D9
D1
D8
D0
R
OE#
10K
F_CS0#
A0
Figure 3. One 16-bit, for 1M/2M/4M/8M Bytes Flash Configuration
CO E CO 6.2.3. Flash Command Sequence
ZT Directly write or read the target Flash address following the command sequence specified in the flash
for memory provider’s datasheet. However, programmers must pay attention to the following:
Use 16-bit (half-word) manipulation. Byte or full word manipulation will cause unpredictable errors
The Program address is the address defined for the Flash
The Command address is 0xBFC0.0000 + command address * 2
Program data/Command data. The data may be placed in either the lower half-word or upper half-
word position in a 32-bit full word. It depends on the least significant two bits of the accessed address
IEEE 802.11n AP/Router Network Processor with EEE 12
Track ID: JATR-2265-11 Rev. 0.7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]