RTL8201BL Ver la hoja de datos (PDF) - Realtek Semiconductor

Número de pieza

componentes Descripción

Lista de partido

RTL8201BL

REALTEK SINGLE CHIP SINGLE PORT 10/100M FAST ETHERNET PHYCEIVER

Realtek Semiconductor 

RTL8201BL

6.9 Register 17 Loopback, Bypass, Receiver Error Mask

Register(LBREMR)

Address

17:<15>

17:<14>

17:<13>

17:<12>

17:<11>

17:<10>

17:<9:8>

17:<7>

17:<6:5>

17:<4>

17:<3>

17:<2>

17:<1>

17:<0>

Name

RPTR

BP_4B5B

BP_SCR

LDPS

AnalogOFF

DetectLength

LB<1:0>

F_Link_100

Reserved

CODE_err

PME_err

LINK_err

PKT_err

RWPara

Description/Usage

Set to 1 to put the RTL8201BL into repeater mode

Assertion of this bit allows bypassing of the 4B/5B &

5B/4B encoder.

Assertion of this bit allows bypassing of the

scrambler/descrambler.

Set to 1 to enable Link Down Power Saving mode

Set to 1 to power down analog function of transmitter

and receiver.

Detect length OK indication. Assert low to indicate

detect length OK.

LB<1:0> are register bits for loopback control as

defined below:

1) 0 0 for normal mode;

2) 0 1 for PHY loopback;

3) 1 0 for twister loopback

Used to logic force good link in 100Mbps for

diagnostic purposes.

Assertion of this bit causes a code error detection to

be reported.

Assertion of this bit causes a pre-mature end error

detection to be reported.

Assertion of this bit causes a link error detection to be

reported.

Assertion of this bit causes a detection of packet

errors due to 722 ms time-out to be reported.

Parameter access enable, set 1 to access register

20~24

Default/Attribute

0, RW

0, RW

0, RW

0, RW

0, RW

0, RO

<0, 0>, RW

1, RW

0, RW

0, RW

0, RW

0, RW

0, RW

6.10 Register 18 RX_ER Counter(REC)

Address

18:<15:0>

Name

RXERCNT

Description/Usage

This 16-bit counter increments by 1 for each valid

packet received.

Default/Attribute

H’[0000],

RW

6.11 Register 19 10Mbps Network Interface Configuration Register

Address

19:<15:6>

19:<5>

19:<4:2>

19:<1>

19:<0>

Name

Reserved

LD

Reserved

HBEN

JBEN

Description/Usage

This bit is the active low TPI link disable signal.

When low TPIstilltransmit link pulses and TPI stays

in good link state.

Heart beat enable

1 = enable jabber function

0 = disable jabber function

Default/Attribute

1, RW

1, RW

1, RW

2002-03-29

12

Rev.1.2

Share Link: