PDI1284P11 Ver la hoja de datos (PDF) - NXP Semiconductors.
Número de pieza
componentes Descripción
Lista de partido
PDI1284P11 Datasheet PDF : 16 Pages
| |||
Nexperia
PDI1284P11
3.3 V parallel interface transceiver/buffer
DIR to A
VM
DIR to B
VM
VI
HD to B
GND
VCC
output
LOW-to-OFF
OFF-to-LOW
VOL
VOH
output
HIGH-to-OFF
OFF-to-HIGH
GND
VM
tPLZ
tPZL
tPHZ
VX
VY
outputs
enabled
VM
tPZH
outputs
disabled
VM
outputs
enabled
001aai294
Fig 6.
Test circuit is shown in Figure 7.
Measurement points are given in Table 9.
VOL and VOH are the typical voltage output levels that occur with the output load.
Enable and disable times
VI
G
VCC
VO
DUT
RT
VEXT
RL
CL
RL
Test conditions are given in Table 9.
Fig 7. Test circuit for measuring enable and disable times
mna616
Table 9. Test data for test circuit measuring enable disable times Bn to An
Parameter
DIR to Bn, An;
OEA to An
HD to Yn or Bn;
HD to PHLO
VCC
< 2.7 V
2.7 V to 3.6 V
< 2.7 V
2.7 V to 3.6 V
Input
VI
VCC
2.7 V
VCC
2.7 V
VM
1.5 V
1.5 V
1.5 V
1.5 V
Output
VM
1.5 V
1.5 V
1.5 V
1.5 V
VX
VOL ± 0.3 V
VOL ± 0.3 V
-
-
VY
VOH − 0.3 V
VOH − 0.3 V
VOH − 0.3 V
VOH − 0.3 V
VEXT
tPZH, tPHZ
GND
GND
open
open
tPZL, tPLZ
2VCC
2VCC
-
-
PDI1284P11_3
Product data sheet
Rev. 03 — 25 August 2008
© Nexperia B.V. 2017. All rights reserved
10 of 16
Share Link: 