datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Lattice Semiconductor  >>> 1024EA PDF

1024EA Hoja de datos - Lattice Semiconductor

ISPLS1024-100LT100 image

Número de pieza
1024EA

Other PDF
  no available.

PDF
DOWNLOAD     

page
13 Pages

File Size
159.2 kB

Fabricante
Lattice
Lattice Semiconductor Lattice

Description
The ispLSI 1024EA is a High Density Programmable Logic Device containing 144 Registers, 48 Universal I/O pins, two Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP).

Features
• HIGH DENSITY PROGRAMMABLE LOGIC
    — 4000 PLD Gates
    — 48 I/O Pins, Two Dedicated Inputs
    — 144 Registers
    — High Speed Global Interconnect
    — Wide Input Gating for Fast Counters, State
        Machines, Address Decoders, etc.
    — Small Logic Block Size for Random Logic
• NEW FEATURES
    — 100% IEEE 1149.1 Boundary Scan Testable
    — ispJTAG™ In-System Programmable via IEEE 1149.1
        (JTAG) Test Access Port
    — User Selectable 3.3V or 5V I/O Supports
        MixedVoltage Systems (VCCIO Pin)
    — Open-Drain Output Option
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY
    — fmax = 200 MHz Maximum Operating Frequency
    — tpd = 4.5 ns Propagation Delay
    — TTL Compatible Inputs and Outputs
    — Electrically Erasable and Reprogrammable
    — Non-Volatile
    — 100% Tested at Time of Manufacture
    — Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
    — Increased Manufacturing Yields, Reduced Time-to-Market
        and Improved Product Quality
    — Reprogram Soldered Devices for Faster Prototyping
• OFFERS THE EASE OF USE AND FAST SYSTEM
    SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
    OF FIELD PROGRAMMABLE GATE ARRAYS
    — Complete Programmable Device Can Combine Glue
        Logic and Structured Designs
    — Enhanced Pin Locking Capability
    — Four Dedicated Clock Input Pins
    — Synchronous and Asynchronous Clocks
    — Programmable Output Slew Rate Control to
        Minimize Switching Noise
    — Flexible Pin Placement
    — Optimized Global Routing Pool Provides Global
        Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER
    AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
    SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
    — Superior Quality of Results
    — Tightly Integrated with Leading CAE Vendor Tools
    — Productivity Enhancing Timing Analyzer, Explore
        Tools, Timing Simulator and ispANALYZER™
    — PC and UNIX Platforms
   

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
In-System Programmable High Density PLD ( Rev : 2002 )
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD ( Rev : 2002 )
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor
In-System Programmable High Density PLD
Ver
Lattice Semiconductor

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]