datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Intel  >>> CD1283 PDF

CD1283 Hoja de datos - Intel

CD1283 image

Número de pieza
CD1283

Other PDF
  no available.

PDF
DOWNLOAD     

page
94 Pages

File Size
654.3 kB

Fabricante
Intel
Intel Intel

Overview
The CD1283 is a multi-function interface controller for printers, scanners, tape-drives, set-top boxes, data acquisition, and other applications that require high-speed, bidirectional, parallel communication with a host computer. All modes of the IEEE STD 1284 Standard Signaling Method for Bidirectional Parallel Peripheral Interface for Personal Computers specification are supported, including ECP, EPP, Reverse Byte, Reverse Nibble, and Compatible. With full support of this standard, the CD1283 provides compatibility with all types of host parallel ports, including older Centronics®, IBM® PS/2® bidirectional, and the latest IEEE 1284-compliant ports.

Product Features
Parallel Port (Peripheral-side) High-speed, bidirectional, multi-protocol parallel port:
■ Hardware implementation of all modes of the IEEE STD (Standard) 1284 specification (including automatic negotiation)
    —Centronics-compatible mode
    —Reverse Byte mode
    —Reverse Nibble mode
    —ECP (extended capabilities port) mode with run-length encoding/decoding
    —EPP (enhanced parallel port) mode
    —Up to 2-Mbytes/sec. transfer rate in ECP and EPP modes
■ 64-byte parallel FIFO with DMA interface
    —64-byte FIFO can accommodate up to 4 Kbytes of compressed data with RLE (run-length encoded) compression enabled
■ Supports peripheral-side operation
■ Data and control input/output pads support IEEE STD1284 level-2 interface specification
■ CPU bus interface
    —High-speed slave DMA handshake interface
    —Three clocks per word DMA transfers
    —On-the-fly data compression using RLE (run-length encoded) encoding and decoding
■ 8/16-bit data interface
    —BYTESWAP input provides easy interface to both Big- and Little-Endian systems
    —Vectored interrupts simplify interrupt service routines
    General
■ System clock up to 25 MHz
■ CMOS technology enables high speed and low power
■ Available in a 100-pin MQFP package

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
Ver
Intel
IEEE 1284 Transceiver
Ver
Fairchild Semiconductor
IEEE 1284 Transceiver
Ver
Fairchild Semiconductor
IEEE 1284 Transceiver
Ver
Fairchild Semiconductor
IEEE 1284 Transceiver
Ver
Fairchild Semiconductor
IEEE-1284 to USB Bridge
Ver
Genesys Logic
IEEE 1284 ECP/EPP Termination Network
Ver
California Micro Devices => Onsemi
IEEE 1284 ECP/EPP Termination Network
Ver
California Micro Devices Corp
P/ACTIVE™ IEEE 1284 ECP/EPP TERMINATION NETWORK
Ver
California Micro Devices => Onsemi
P/Acitve™ IEEE 1284 ECP/EPP Termination Network
Ver
California Micro Devices Corp

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]