datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Maxim Integrated  >>> MAX3420E PDF

MAX3420E(2005) Hoja de datos - Maxim Integrated

MAX3420E image

Número de pieza
MAX3420E

Other PDF
  2007   2015   lastest PDF  

PDF
DOWNLOAD     

page
23 Pages

File Size
413.8 kB

Fabricante
MaximIC
Maxim Integrated MaximIC

General Description
The MAX3420E contains the digital logic and analog circuitry necessary to implement a full-speed USB peripheral compliant to USB specification rev 2.0. A built-in full-speed transceiver features ±15kV ESD protection and programmable USB connect and disconnect. An internal SIE (serial-interface engine) handles low-level USB protocol details such as error checking and bus retries. The MAX3420E operates using a register set accessed by an SPI interface that operates up to 26MHz. Any SPI master (microprocessor, ASIC, DSP, etc.) can add USB functionality using the simple 3- or 4-wire SPI interface.


FEATUREs
♦ Microprocessor-Independent USB Solution
♦ Complies with USB Specification Revision 2.0 (Full-Speed Operation)
♦ Integrated Full-Speed USB Transceiver
♦ Firmware/Hardware Control of an Internal D+ Pullup Resistor
♦ Programmable 3- or 4-Wire 26MHz SPI Interface
♦ Level Translators and VL Input Allow Independent System Interface Voltage
♦ Internal Comparator Detects VBUS for Self-Powered Applications
♦ ESD Protection on D+, D-, and VBCOMP
♦ Interrupt Output Pin (Level or Programmable Edge) Allows Polled or Interrupt-Driven SPI Interface
♦ Intelligent USB Serial Interface Engine (SIE)
    Automatically Handles USB Flow Control and Double Buffering
    Handles Low-Level USB Signaling Details
    Contains Timers for USB Time-Sensitive Operations So SPI Master Does Not Need to Time Events
♦ Built-In Endpoint FIFOs:
    EP0: CONTROL (64 Bytes)
    EP1: OUT, Bulk or Interrupt, 2 x 64 Bytes (Double-Buffered)
    EP2: IN, Bulk or Interrupt, 2 x 64 Bytes (Double-Buffered)
    EP3: IN, Bulk or Interrupt (64 Bytes)
♦ Double-Buffered Data Endpoints Increase
    Throughput by Allowing the SPI Master to Transfer Data Concurrently with USB Transfers Over the Same Endpoint
♦ SETUP Data Has Its Own 8-Byte FIFO, Simplifying Firmware
♦ Four General-Purpose Inputs and Four GeneralPurpose Outputs
♦ Space-Saving TQFP and TQFN Packages


APPLICATIONs
    Cell Phones
    PC Peripherals
    Microprocessors and DSPs
    Custom USB Devices
    Cameras
    Desktop Routers
    PLCs
    Set-Top Boxes
    PDAs
    MP3 Players
    Instrumentation

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
USB Peripheral/Host Controller with SPI Interface ( Rev : 2006 )
Ver
Maxim Integrated
USB Peripheral/Host Controller with SPI Interface
Ver
Maxim Integrated
USB Peripheral/Host Controller with SPI Interface ( Rev : 2007 )
Ver
Maxim Integrated
ADVANCED PERIPHERAL INTERFACE CONTROLLER
Ver
Siemens AG
ADVANCED PERIPHERAL INTERFACE CONTROLLER
Ver
Infineon Technologies
Hi-Speed USB peripheral controller
Ver
NXP Semiconductors.
USB Controller – Quick Interface
Ver
Unspecified
EZ-USB FX2LP™ USB Microcontroller High Speed USB Peripheral Controller
Ver
Cypress Semiconductor
Stand-Alone Ethernet Controller with SPI Interface ( Rev : 2012 )
Ver
Microchip Technology
Stand-Alone Ethernet Controller with SPI Interface
Ver
Microchip Technology

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]