datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Maxim Integrated  >>> MAX3882A PDF

MAX3882A Hoja de datos - Maxim Integrated

MAX3882A image

Número de pieza
MAX3882A

Other PDF
  no available.

PDF
DOWNLOAD     

page
13 Pages

File Size
193.6 kB

Fabricante
MaximIC
Maxim Integrated MaximIC

General Description
The MAX3882A is a deserializer combined with clock and data recovery and limiting amplifier ideal for converting 2.488Gbps serial data to 4-bit-wide, 622Mbps parallel data for SDH/SONET applications. The device accepts serial NRZ input data as low as 10mVP-P of 2.488Gbps and generates four parallel LVDS data outputs at 622Mbps. Included is an additional high-speed serial data input for system loopback diagnostic testing. For data acquisition, the MAX3882A does not require an external reference clock. However, if needed, the loopback input can be connected to an external reference clock of 155MHz or 622MHz to maintain a valid clock output in the absence of input data transitions. Additionally, a TTL-compatible loss-of-lock output is provided. The device provides a vertical threshold adjustment to compensate for optical noise generated by EDFAs in WDM transmission systems. The MAX3882A operates from a single +3.3V supply and consumes 610mW.
The MAX3882A’s jitter performance exceeds all SDH/SONET specifications. The device is available in a 6mm ✕ 6mm, 36-pin TQFN package.


FEATUREs
♦ No Reference Clock Required for Data Acquisition
♦ Serial Input Rate: 2.488Gbps
♦ Fully Integrated Clock and Data Recovery with
   Limiting Amplifier and 1:4 Demultiplexer
♦ Parallel Output Rate: 622Mbps
♦ Differential Input Range: 10mVP-P to 1.6VP-P
   without Threshold Adjust
♦ Differential Input Range: 50mVP-P to 600mVP-P
   with Threshold Adjust
♦ 0.65UI High-Frequency Jitter Tolerance
♦ Loss-of-Lock (LOL) Indicator
♦ Wide Input Threshold Adjust Range: ±170mV
♦ Maintain Valid Clock Output in Absence of Data Transitions
♦ System Loopback Input Available for System Diagnostic Testing
♦ Operating Temperature Range -40°C to +85°C
♦ Low Power Dissipation: 610mW at +3.3V


APPLICATIONs
   SDH/SONET Receivers and Regenerators
   Add/Drop Multiplexers
   Digital Cross-Connects
   SDH/SONET Test Equipment
   DWDM Transmission Systems

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
10Gbps Clock and Data Recovery with Limiting Amplifier
Ver
Maxim Integrated
622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier
Ver
Maxim Integrated
10.3125 Gbps Advanced Electronic Equalization with Limiting Amplifier, and Clock and Data Recovery
Ver
Vitesse Semiconductor
622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier ( Rev : Rev0 )
Ver
Analog Devices
622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
Ver
Analog Devices
622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier
Ver
Maxim Integrated
Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier
Ver
Analog Devices
622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier ( Rev : 1998 )
Ver
Maxim Integrated
622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier
Ver
Maxim Integrated
155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amplifier
Ver
Analog Devices

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]