DM9101E Ver la hoja de datos (PDF) - Davicom Semiconductor, Inc.

Número de pieza

componentes Descripción

Lista de partido

DM9101E

10/100Mbps Ethernet Physical Layer Single Chip Transceiver

Davicom Semiconductor, Inc. 

Pin Description (continued)

DM9101

10/100Mbps Ethernet Physical Layer Single Chip Transceiver

Pin No.

Pin Name

I/O

Description

LQFP QFP

Device Configuration/Control/Status Interface (continued)

94

96

BP4B5B

I Bypass 4B5B Encoder/Decoder:

Allows 100Mbps transmit and receive data streams to bypass the

4B to 5B encoder and 5B to 4B decoder circuits when set high

At power-up/reset, the value on this pin is latched into Register

16, bit 15.

95

97

BPSCR

I Bypass Scrambler/Descrambler:

Allows 100Mbps transmit and receive data streams to bypass the

scrambler and descrambler circuits when set high.

At power-up/reset, the value on this pin is latched into Register

16, bit 14.

96

98

10BTSER

I Serial/Nibble Select:

10Mbps Serial Operation:

When set high, this input selects a serial data transfer mode.

Manchester encoded transmit and receive data is exchanged

serially with a 10MHz clock rate on the least significant bits of the

nibble-wide MII data buses, pin TXD[0] and RXD[0] respectively.

This mode is intended for use with the DM9101 connected to a

device (MAC or Repeater) that has a 10Mbps serial interface.

Serial operation is not supported in 100Mbps mode. For

100Mbps, this input is ignored.

10 and 100Mbps Nibble Operation:

When set low, this input selects the MII compliant nibble data

transfer mode. Transmit and receive data is exchanged in nibbles

on the TXD[3:0] and RXD[3:0] pins respectively.

Clock Interface

27

29

28

30

30

32

46

48

OSCI/X1

X2

OSC/XTL#

CLK25M

At power-up/reset, the value on this pin is latched into Register

18, bit 10.

I Crystal or Oscillator Input:

This pin should be connected to a 25MHz (±50 ppm) crystal if

OSC/XTL#=0 or a 25MHz (±50ppm) external TTL oscillator input,

if OSC/XTLB=1.

O Crystal Oscillator Output:

An external 25MHz (±50 ppm) crystal should be connected to this

pin if OSC/XTL#=0, or left unconnected if OSC/XTL#=1.

I Crystal or Oscillator Selector Pin:

OSC/XTL#=0: An external 25MHz (±50ppm) crystal should be

connected to X1 and X2 pins.

OSC/XTL#=1: An external 25MHz (±50ppm) oscillator should be

connected to X1 and X2 should be left

unconnected.

O,Z 25MHz Clock Output:. This clock is derived directly from the

crystal circuit.

Final

9

Version: DM9101-DS-F03

July 22, 1999

Share Link: