RTL8101 Ver la hoja de datos (PDF) - Unspecified
Número de pieza
componentes Descripción
Lista de partido
RTL8101 Datasheet PDF : 68 Pages
| |||
RTL8101L
5.15 Multiple Interrupt Select Register
(Offset 005Ch-005Dh, R/W)
If the received packet data is not a familiar protocol (IPX, IP, NDIS, etc.) to the RTL8101L, RCR<ERTH[3:0]> won't be used to
transfer data in early mode. This register will be written to the received data length in order to make an early Rx interrupt for the
unfamiliar protocol.
Bit
R/W
Symbol
Description
15-12
-
-
Reserved
11-0
R/W
MISR11-0
Multiple Interrupt Select: Indicates that the RTL8101L makes an rx
interrupt after RTL8101L has transferred the byte data into the system
memory. If the value of these bits is zero, there will be no early interrupt
as soon as the RTL8101L prepares to execute the first PCI transaction of
the received data. Bit1, 0 must be zero.
The ERTH3-0 bits should not be set to 0 when the multiple interrupt
select register is used.
The above is true when MulERINT=0 (bit17, RCR). When MulERINT=1, any received packet invokes early interrupt
according to the MISR[11:0] setting in early mode.
5.16 PCI Revision ID
(Offset 005Eh, R)
Bit
R/W
Symbol
7-0
R
Revision ID
Description
The value in PCI Configuration Space offset 08h is 10h.
5.17 Transmit Status of All Descriptors (TSAD) Register
(Offset 0060h-0061h, R/W)
Bit
R/W
Symbol
15
R
TOK3
14
R
TOK2
13
R
TOK1
12
R
TOK0
11
R
TUN3
10
R
TUN2
9
R
TUN1
8
R
TUN0
7
R
TABT3
6
R
TABT2
5
R
TABT1
4
R
TABT0
3
R
OWN3
2
R
OWN2
1
R
OWN1
0
R
OWN0
TOK bit of Descriptor 3
TOK bit of Descriptor 2
TOK bit of Descriptor 1
TOK bit of Descriptor 0
TUN bit of Descriptor 3
TUN bit of Descriptor 2
TUN bit of Descriptor 1
TUN bit of Descriptor 0
TABT bit of Descriptor 3
TABT bit of Descriptor 2
TABT bit of Descriptor 1
TABT bit of Descriptor 0
OWN bit of Descriptor 3
OWN bit of Descriptor 2
OWN bit of Descriptor 1
OWN bit of Descriptor 0
Description
5.18 Basic Mode Control Register
2003-05-28
24
Rev.1.3
Share Link: 