ADM1023 Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Lista de partido
ADM1023 Datasheet PDF : 12 Pages
| |||
ADM1023–SPECIFICATIONS (TA = TMIN to TMAX1, VDD = 3.0 V to 3.6 V, unless otherwise noted)
Parameter
Min Typ Max Unit Test Conditions/Comments
POWER SUPPLY AND ADC
Temperature Resolution, Local Sensor
Temperature Resolution, Remote Sensor
Temperature Error, Local Sensor
Temperature Error, Remote Sensor
Relative Accuracy
Supply Voltage Range
Undervoltage Lockout Threshold
Undervoltage Lockout Hysteresis
Power-On Reset Threshold
POR Threshold Hysteresis
Standby Supply Current
Average Operating Supply Current
Autoconvert Mode, Averaged Over 4 Sec
Conversion Time
Remote Sensor Source Current
D-Source Voltage
Address Pin Bias Current (ADD0, ADD1)
1
°C
0.125
°C
–1.5 ± 0.5 +1.5 °C
–3
±1
+3
°C
–1
+1
°C
–3
+3
°C
0.25
°C
3
3.6
V
2.55 2.7 2.8
V
25
mV
0.9 1.7 2.2
V
50
mV
1
5
µA
4
µA
130 200
µA
225 330
µA
65
115 170
ms
120 205 300
µA
7
12
16
µA
0.7
V
50
µA
Guaranteed No Missed Codes
Guaranteed No Missed Codes
TA = 60°C to 100°C
TA = 0°C to 120°C
TA, TD = 60°C to 100°C (Note 2)
TA, TD = 0°C to 120°C (Note 2)
TA = 60°C to 100°C
Note 3
VDD Input, Disables ADC, Rising Edge
VDD, Falling Edge (Note 4)
VDD = 3.3 V, No SMBus Activity
SCLK at 10 kHz
0.25 Conversions/Sec Rate
2 Conversions/Sec Rate
From Stop Bit to Conversion
Complete (Both Channels)
D+ Forced to D– + 0.65 V
High Level (Note 4)
Low Level (Note 4)
Momentary at Power-On Reset
SMBus INTERFACE
Logic Input High Voltage, VIH
STBY, SCLK, SDATA
Logic Input Low Voltage, VIL
STBY, SCLK, SDATA
SMBus Output Low Sink Current
ALERT Output Low Sink Current
Logic Input Current, IIH, IIL
SMBus Input Capacitance, SCLK, SDATA
SMBus Clock Frequency
SMBus Clock Low Time, tLOW
SMBus Clock High Time, tHIGH
SMBus Start Condition Setup Time, tSU:STA
SMBus Start Condition Hold Time, tHD:STA
2.2
6
1
–1
5
4.7
4
4.7
4
SMBus Stop Condition Setup Time, tSU:STO
4
SMBus Data Valid to SCLK
250
Rising Edge Time, tSU:DAT
SMBus Data Hold Time, tHD:DAT
0
SMBus Bus Free Time, tBUF
4.7
SCLK Falling Edge to SDATA
Valid Time, tVD,DAT
SMBus Leakage Current
NOTES
1TMAX = 120°C, TMIN = 0°C.
2TD is temperature of remote thermal diode; TA, TD = 60°C to 100°C.
3Operation at VDD = 5 V guaranteed by design, not production tested.
4Guaranteed by design, not production tested.
Specifications subject to change without notice.
V
VDD = 3 V to 5.5 V
0.8
V
VDD = 3 V to 5.5 V
mA
SDATA Forced to 0.6 V
mA
ALERT Forced to 0.4 V
+1
µA
pF
100
kHz
µs
tLOW Between 10% Points
ns
tHIGH Between 90% Points
ns
ns
Time from 10% of SDATA to 90%
of SCLK
ns
Time from 90% of SCLK to 10%
of SDATA
ns
Time for 10% or 90% of
SDATA to 10% of SCLK
µs
µs
Between Start/Stop Condition
1
µs
Master Clocking in Data
5
µA
VDD = 0 V
–2–
REV. A
Share Link: 