datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga
HOME  >>>  Davicom Semiconductor, Inc.  >>> DM9102D PDF

DM9102D Hoja de datos - Davicom Semiconductor, Inc.

DM9102D image

Número de pieza
DM9102D

Other PDF
  no available.

PDF
DOWNLOAD     

page
70 Pages

File Size
552.9 kB

Fabricante
Davicom
Davicom Semiconductor, Inc. Davicom

General Description
The DM9102D is a fully integrated and cost effective single chip Fast Ethernet NIC controller. It is designed with low power and high performance process. It is a 2.5/3.3V device with 5V tolerance.
The DM9102D provides direct interface to the PCI bus and supports bus master mode to achieve the high performance of the PCI bus. It fully complies with PCI 2.2. In the media side, the DM9102D interfaces to the UTP3, 4, 5 in 10Base-T and the UTP5 in 100Base-TX. It is fully compliant with the IEEE 802.3u Spec. The auto-negotiation and


FEATUREs
■ Integrated Fast Ethernet MAC, Physical Layer and transceiver in one chip.
■ 128 pin LQFP with CMOS process.
■ +2.5/3.3V Power supply with +5V tolerant I/O.
■ Comply with PCI specification 2.2.
■ PCI bus master architecture.
■ PCI bus burst mode data transfer.
■ Two large independent transmission and receipt FIFO.
■ Up to 256K bytes Boot EPROM or Flash interface.
■ EEPROM 93C46 interface automatically supports node ID load and configuration information.
■ Comply with IEEE 802.3u 100Base-TX and 802.3 10Base-T.
■ Comply with IEEE 802.3u auto-negotiation protocol for automatic link type selection.
■ Support IEEE 802.3x Full Duplex Flow Control.
■ VLAN frame length support.
■ IP/TCP/UDP checksum generation and checking.
■ Zero copy supporting.
■ Comply with ACPI and PCI Bus Power Management.
■ Support the MII (Media Independent Interface) for an external PHY.
■ Support Wake-On-LAN function and remote wake-up (Magic packet, Link Change and Microsoft® wake-up frame).
■ Support 4 Wake-On-LAN (WOL) signals (active high pulse, active low pulse, active high, active low.)
■ High performance 100Mbps clock generator and data recovery circuit.
■ Digital clock recovery circuit, using advanced digital algorithm to reduce jitter.
■ Adaptive equalization circuit and Baseline wandering restoration circuit for 100Mbps receiver.
■ Provides Loopback mode for easy system diagnostics.
■ Support HP Auto-MDIX.
■ Low power consumption modes:
   - Power reduced mode (cable detection)
   - Power down mode
   - Selectable TX drivers for 1:1 or 1.25:1 transformers for additional power reduction. (1.25:1 transformers for Non Auto-MDIX only).

 

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Número de pieza
componentes Descripción
PDF
Fabricante
Single Chip Fast Ethernet NIC controller
Ver
Davicom Semiconductor, Inc.
Single Chip Fast Ethernet NIC Controller
Ver
Unspecified
Single Chip Fast Ethernet NIC controller
Ver
Unspecified
SINGLE CHIP FAST ETHERNET NIC CONTROLLER
Ver
Macronix International
Single Chip Fast Ethernet NIC Controller
Ver
Davicom Semiconductor, Inc.
Single Chip Fast Ethernet NIC Controller
Ver
Davicom Semiconductor, Inc.
SINGLE CHIP FAST ETHERNET NIC CONTROLLER
Ver
Macronix International
SINGLE CHIP FAST ETHERNET NIC CONTROLLER
Ver
Macronix International
3.3V SINGLE CHIP FAST ETHERNET NIC CONTROLLER
Ver
Macronix International
3.3V SINGLE CHIP FAST ETHERNET NIC CONTROLLER
Ver
Macronix International

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Japanese日本語 Russianрусский

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]