MX98728EC Ver la hoja de datos (PDF) - Macronix International

Número de pieza

componentes Descripción

Lista de partido

MX98728EC

GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION

Macronix International 

MX98728EC

Receive Interrupt Timer: RXINTT (Reg15h/14h), R/W, default=0000h

Bit

14.7-0,

15.7-0

Symbol

RXINTT[7:0],

RXINTT[15:8]

Description

Receive Interrupt Timer: Default is 0000h, meaning no time-out is used on the RI

or the REI interrupt assertion. Reg15h.7 is the RXINTT.15 bit. Reg14h.0 is

the RXINTT.0 bit. Any non-zero value enables the time out function if RXINTC[1:0]

(Reg01h.[7:6] ) > 0. The time unit of this counter is 40ns per count. The possible

timeout period ranges from 40ns to 2622 us. When the RXINTT times out, if the

received packet count has not reached the RXINTC [1:0], an interrupt will be

generated (which is caused by the RXINTT timeout alone). Depending on the

Reg50.4 bit, RXINTT will start counting after the end of the last receive

packet of either the host DMA or the RX local DMA. See waveform diagram about

"RXINTT start time definifion."

Receive Buffer Write Page Pointer Register: RWP (Reg17h/16h), R/W, default=x000h

Bit

16.7-0,

17.3-0

Symbol

RWP[11:0]

Description

Receive Buffer Write Page Pointer: Current receive write page pointer. The MSB

is the Reg17h.3 bit. The LSB is the Reg16h.0 bit. This register is controlled by

GMAC only. An internal Byte Counter (RWPBC) is associated with this page

register.

Receive Buffer Read Page Pointer Register: RRP ( Reg19h/18h), R/W, default=0000h

Bit

18.7-0,

19.3-0

Symbol

RRP[11:0]

Description

Receive buffer Read Page Pointer: Current receive read page pointer. RRP[11:0]

is mapped to MA[19:8]. The MSB is the Reg19h.3 bit. The LSB is the Reg18h.0

bit. This register is normally controlled by the device driver. An internal Byte

Counter (RRPBC) is associated with this page register.

RX High Boundary Page Pointer Register: RHBP Reg.1Bh/1Ah, R/W, default=x000h

Bit

1A.7-0.

1B.3-0

Symbol

RHBP[11:0]

Description

Receive High Boundary Page Pointer : The RX packet buffer is defined as

between RHBP [11:0] and BP[11:0]. The MSB is the Reg1Bh.3 bit. The LSB is

Reg1Ah.0 bit.

P/N:PM0723

REV. 1.0, JUL. 13, 2000

16

Share Link: