LAN91C110 Ver la hoja de datos (PDF) - SMSC -> Microchip
Número de pieza
componentes Descripción
Lista de partido
LAN91C110 Datasheet PDF : 56 Pages
| |||
BANK 2
OFFSET
6
FEAST Fast Ethernet Controller for PCMCIA and Generic 16-Bit Applications
Datasheet
NAME
POINTER REGISTER
TYPE
READ/WRITE
NOT EMPTY is a read
only bit
SYMBOL
PTR
HIGH
BYTE
LOW
BYTE
RCV
0
0
AUTO
INCR.
0
0
READ
0
Reserved
0
NOT
EMPTY
0
POINTER LOW
0
0
0
POINTER HIGH
0
0
0
0
0
0
POINTER REGISTER - The value of this register determines the address to be accessed within the transmit or receive
areas. It will auto-increment on accesses to the data register when AUTO INCR. is set. The increment is by one for every
byte access, by two for every word access, and by four for every double word access. When RCV is set the address
refers to the receive area and uses the output of RX FIFO as the packet number, when RCV is clear the address refers to
the transmit area and uses the packet number at the Packet Number Register.
READ - Determines the type of access to follow. If the READ bit is high the operation intended is a read. If the READ bit is
low the operation is a write. Loading a new pointer value, with the READ bit high, generates a pre-fetch into the Data
Register for read purposes.
Readback of the pointer will indicate the value of the address last accessed by the CPU (rather than the last pre-fetched).
This allows any interrupt routine that uses the pointer, to save it and restore it without affecting the process being
interrupted. The Pointer Register should not be loaded until the Data Register FIFO is empty. The NOT EMPTY bit of this
register can be read to determine if the FIFO is empty. On reads, if IOCHRDY is not connected to the host, the Data Register
(ARDY) should not be read before 370ns after the pointer was loaded to allow the Data Register FIFO to fill.
If the pointer is loaded using 8 bit writes, the low byte should be loaded first and the high byte last.
Reserved – Must be 0.
NOT EMPTY - When set indicates that the Write Data FIFO is not empty yet. The CPU can verify that the FIFO is empty
before loading a new pointer value. This is a read only bit.
Note: If AUTO INCR. is not set, the pointer must be loaded with a dword aligned value.
BANK 2
OFFSET
8 THROUGH Bh
NAME
DATA REGISTER
TYPE
READ/WRITE
SYMBOL
DATA
DATA HIGH
X
X
X
X
X
X
X
X
DATA LOW
X
X
X
X
X
X
X
X
SMSC LAN91C110 Rev. B
Page 30
DATASHEET
Revision 1.0 (11-04-08)
Share Link: 