datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

HIP6020 Ver la hoja de datos (PDF) - Intersil

Número de pieza
componentes Descripción
Lista de partido
HIP6020 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HIP6020
two linear controllers. The first PWM controller (PWM1) is
designed to regulate the microprocessor core voltage (VOUT1).
PWM1 controller drives 2 MOSFETs (Q1 and Q2) in a
synchronous-rectified buck converter and regulates the core
voltage to a level programmed by the 5-bit digital-to-analog
converter (DAC). The second PWM controller (PWM2) is
designed to regulate the advanced graphics port (AGP) bus
voltage (VOUT2). PWM2 controller drives a MOSFET (Q3) in a
standard buck converter and regulates the output voltage to a
digitally-programmable level of 1.5V or 3.3V. Selection of either
output voltage is achieved by applying the proper logic level at
the SELECT pin. The two linear controllers supply the 1.5V
GTL bus power (VOUT3) and the 1.8V memory power (VOUT4).
Initialization
The HIP6020 automatically initializes upon receipt of input
power. Special sequencing of the input supplies is not
necessary. The Power-On Reset (POR) function continually
monitors the input supply voltages. The POR monitors the
bias voltage (+12VIN) at the VCC pin, the 5V input voltage
(+5VIN) on the OCSET1 pin, and the 3.3V input voltage
(+3.3VIN) at the VAUX pin. The normal level on OCSET1 is
equal to +5VIN less a fixed voltage drop (see over-current
protection). The POR function initiates soft-start operation
after all supply voltages exceed their POR thresholds.
Soft-Start
The POR function initiates the soft-start sequence. Initially, the
voltage on the SS pin rapidly increases to approximately 1V
(this minimizes the soft-start interval). Then an internal 28µA
current source charges an external capacitor (CSS) on the SS
pin to 4.5V. The PWM error amplifiers reference inputs
(+ terminal) and outputs (COMP1 pin) are clamped to a level
proportional to the SS pin voltage. As the SS pin voltage slews
from 1V to 4V, the output clamp allows generation of PHASE
pulses of increasing width that charge the output capacitor(s).
After the output voltage increases to approximately 70% of the
set value, the reference input clamp slows the output voltage
rate-of-rise and provides a smooth transition to the final set
voltage. Additionally both linear regulators’ reference inputs are
clamped to a voltage proportional to the SS pin voltage. This
method provides a rapid and controlled output voltage rise.
Figure 6 shows the soft-start sequence for the typical
application. At T0 the SS voltage rapidly increases to
approximately 1V. At T1, the SS pin and error amplifier
output voltage reach the valley of the oscillator’s triangle
wave. The oscillator’s triangular wave form is compared to
the clamped error amplifier output voltage. As the SS pin
voltage increases, the pulse-width on the PHASE pin
increases. The interval of increasing pulse-width continues
until each PWM output reaches sufficient voltage to transfer
control to the error amplifier input reference clamp. If we
consider the 3.3V output (VOUT2) in Figure 6, this time
occurs at T2. During the interval between T2 and T3, the
error amplifier reference ramps to the final value and the
converter regulates the output a voltage proportional to the
SS pin voltage. At T3 the input clamp voltage exceeds the
reference voltage and the output voltage is in regulation.
PGOOD
0V
SOFT-START
(1V/DIV)
0V
OUTPUT
VOLTAGES
(0.5V/DIV)
VOUT2 ( = 3.3V)
VOUT1 (DAC = 2.5V)
VOUT4 ( = 1.8V)
VOUT3 ( = 1.5V)
0V
T0 T1
T2
T3
T4
TIME
FIGURE 3. SOFT-START INTERVAL
The remaining outputs are also programmed to follow the SS
pin voltage. The PGOOD signal toggles ‘high’ when all output
voltage levels have exceeded their under-voltage levels. See
the Soft-Start Interval section under Applications Guidelines
for a procedure to determine the soft-start interval.
Fault Protection
All four outputs are monitored and protected against extreme
overload. A sustained overload on any output or an over-
voltage on VOUT1 output (VSEN1) disables all outputs and
drives the FAULT/RT pin to VCC.
LUV
OC1
OC2
0.15V +
-
SS
+
4V -
OV
OVER-
CURRENT
LATCH
SQ
INHIBIT
R
COUNTER
R
FAULT VCC
LATCH
UP
SQ
POR
R
FAULT
FIGURE 4. FAULT LOGIC - SIMPLIFIED SCHEMATIC
2-287

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]