AD9396 Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Lista de partido
AD9396 Datasheet PDF : 48 Pages
| |||
AD9396
Power Management
The AD9396 uses the activity detect circuits, the active interface
bits in the serial bus, the active interface override bits, the
power-down bit, and the power-down pin to determine the
correct power state. There are four power states: full-power,
seek mode, auto power-down, and power-down.
Table 8 summarizes how the AD9396 determines the power
mode and the circuitry that is powered on/off in each of these
modes. The power-down command has priority and then the
automatic circuitry. The power-down pin (Pin 81—polarity set
by Register 0x26[3]) can drive the chip into four power-down
options. Bit 2 and Bit 1 of Register 0x26 control these four
options. Bit 0 controls whether the chip is powered down or the
outputs are placed in high impedance mode (with the exception
of SOG). Bit 7 to Bit 4 of Register 0x26 control whether the
outputs, SOG, Sony Philips digital interface (SPDIF ) or I2S (IIS
or Inter-IC sound bus) outputs are in high impedance mode or
not. See the 2-Wire Serial Control Register Detail section for
more detail.
Table 8. Power-Down Mode Descriptions
Inputs
Mode
Power-Down1
Sync Detect2
Full Power
1
1
Seek Mode
1
0
Seek Mode
1
0
Power-Down 0
X
Auto PD Enable3
X
0
1
1 Power-down is controlled via Bit 0 in Serial Bus Register 0x26.
2 Sync detect is determined by OR’ing Bit 7 to Bit 2 in Serial Bus Register 0x15.
3 Auto power-down is controlled via Bit 7 in Serial Bus Register 0x27.
Power-On or Comments
Everything
Everything
Serial bus, sync activity detect, SOG, band gap
reference
Serial bus, sync activity detect, SOG, band gap
reference
Table 9. Recommended VCO Range and Charge Pump Current Settings for Standard Display Formats
Standard
Resolution
Refresh Rate
(Hz)
Horizontal
Frequency (kHz) Pixel Rate (MHz) VCO Range1
VGA
640 × 480
60
31.5
25.175
00
72
37.7
31.500
01
75
37.5
31.500
01
85
43.3
36.000
01
SVGA
800 × 600
56
35.1
36.000
01
60
37.9
40.000
01
72
48.1
50.000
01
75
46.9
49.500
01
85
53.7
56.250
01
XGA
1024 × 768
60
48.4
65.000
10
70
56.5
75.000
10
75
60.0
78.750
10
80
64.0
85.500
10
85
68.3
94.500
10
SXGA
1280 × 1024
60
64.0
108.000
10
1280 × 1024
75
80.0
135.000
11
TV
480i
60
15.75
13.51
00
480p
60
31.47
27
00
720p
60
45
74.25
10
1035i
60
33.75
74.25
10
1080i
60
33.75
74.25
10
1080p
60
67.5
148.5
11
1 These are preliminary recommendations for the analog PLL and are subject to change without notice.
Current1
101
011
100
100
100
101
110
110
110
011
100
100
101
110
110
110
010
101
100
100
100
110
Rev. 0 | Page 14 of 48
Share Link: 