datasheetbank_Logo
búsqueda de Hoja de datos y gratuito Fichas de descarga

MTD800 Ver la hoja de datos (PDF) - Myson Century Inc

Número de pieza
componentes Descripción
Lista de partido
MTD800
Myson
Myson Century Inc Myson
MTD800 Datasheet PDF : 42 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MYSON
MTD 800
TECHNOLOGY
(Preliminary)
Integrated Fast Ethernet Controller
FEATURES
• Compliant to PCI bus interface v2.2.
• IEEE802.3 and 802.3u compliant.
• High performance with PCI bus master structure.
• Programmable PCI burst length for low CPU utili-
zation rate.
• Transmit packet queuing capability for higher per-
formance.
• Supports both full-duplex and half-duplex mode
operation.
• Supports both IEEE802.3x and XON/XOFF full
duplex flow control method.
• Contains separate transmit and receive FIFOs.
• Supports Magic packet and Microsoft wake-up
frame filtering.
• Supports ACPI and PCI power management.
• Supports CardBus STSCHG pin and status
changed registers. The CIS can be stored in the
EEPROM.
• Supports up to 128K bytes boot ROM or flash
memory without external latch.
• Autoload EEPROM contents after power-on.
• Programmable EEPROM interface.
• 128 pin PQFP package.
• Single 3.3V Power Supply.
GENERAL DESCRIPTION
MTD800 is a highly integrated fast ethernet
controller for PCI interface. The chip contains a PCI
interface block, two large FIFOs( each is 2KiloBytes )
for transmit and receive DMA, IEEE802.3 and 802.3u
compliant MAC interface for MII connection. Besides
that, the chip has the built-in Wake-Up controller to
perform ACPI function, and the capability of sensing
IEEE 802.3x frame to support XON/XOFF flow con-
trol protocol. The chip also has EEPROM and Boo-
tROM interface for no glue logic board
implementation. For CardBus application, MTD800
supports four status-changed registers, an interface
for accessing CIS which is stored in EEPROM and
STSCHG pin to reflect the general wake-up event.
BLOCK DIAGRAM
AD[31:0]
PCICLK
RST#
INTA#
CBE3[3:0]
IDSEL
FRAME#
IRDY#
TRDY#
DEVSEL#
STOP#
PAR
REQ#
GNT#
PCI
Interface
EEPROM
Control Logic
Boot ROM
Interface
Tx FIFO
LED
LED Control
Tx MII
Interface
Tx DMA Control
Rx DMA Control
Rx FIFO
CFG & CSR
Registers
MAC
Protocol
Processor
Rx MII
Interface
Wake-up
Controller
TXD[3:0]
TXEN
TXCK
CRS
COL
RXD[3:0]
RXDV
RXCK
RXER
PME# WakeUp IOSLATE#
This datasheet contains new product information. Myson Technology reserves the rights to modify the product specification without notice.
No liability is assumed as a result of the use of this procuts. No rights under any patent accompany the sales of the product.
1/42
MTD800 Revision 0.0 07/20/1999

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]