DM9102A Ver la hoja de datos (PDF) - Unspecified

Número de pieza

componentes Descripción

Lista de partido

DM9102A

Single Chip Fast Ethernet NIC controller

Unspecified 

1

TXPS

0

TXCI

0,RW

0,RW

DM9102A

Single Chip Fast Ethernet NIC controller

This bit is set when the DM9102A fetches the next transmit descriptor that is still

owned by the host. Transmit process will be suspended until the transmit polling

command is set or auto-polling timer time-out.

Transmit Process Stopped

This bit is set to indicate transmit process enters the stopped state.

Transmit Complete Interrupt

This bit is set when a frame is fully transmitted and transmit status has been written to

descriptor (the TDES1<31> is also asserted). Transmit process is still running and

continues to fetch next descriptor.

7. Network Operation Mode Register (CR6)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0001 0 0

10 0

0

0

Bit

Name

30

RXA

29

28:26

25

24:23

22

NPFIFO

Reserved

Reserved

Reserved

TXTM

21

SFT

20

STI

19 Reserved

18 External

MII_Mode

17 Reserved

16

1pkt

Default

0,RW

0,RW

000,RO

1,RO

00,RO

1,RW

0,RW

0,RW

0,RO

1,RW

0,RO

0,RW

Description

Receive All

When set, all incoming packet will be received, regardless the destination address.

The address match is checked according to theCR6<7>, CR6<6>, CR6<4>,

CR6<2>, CR6<0>, and RDES0<30> will show this match.

Set to not purge RX FIFO if RX buffer unavailable

Must be Zero

Must be One

Must be Zero

Transmit Threshold Mode

When set, the transmit threshold mode is 10Mb/s. When reset, the threshold mode

is 100Mb/s. This bit is used together with CR6<15:14> to decide the exact

threshold level.

Store and Forward Transmit

When set, the packet transmission from MAC will be started after a full frame has

been moved from the host memory to transmit FIFO. When reset, the packet

transmission’s start will depend on the threshold value specified in CR6<15:14>

Start Transmission Immediately

When this bit is set, the packet transmission from MAC will be started immediately

after transmit FIFO’s threshold level reaches 16 bytes, regardless of the setting in

CR6<22> and CR6<15:14>. This mode will make transmit FIFO underrun

condition to happen more easily.

Reserved

1: Select external MII interface.

0: Select external SRL interface.

In external MII mode that the pins TEST1, TEST2, and CLOCKRUN# are forced to

low, the DM9102A bypasses internal PHY and uses external PHY, by setting this

bit properly.

See page 66 for details.

Reserved

One Packet Mode

When this bit is set, only one packet is stored at TX FIFO.

30

Final

Version: DM9102A-DS-F03

August 28, 2000

Share Link: