DM9000 Ver la hoja de datos (PDF) - Davicom Semiconductor, Inc.
Número de pieza
componentes Descripción
Lista de partido
DM9000 Datasheet PDF : 53 Pages
| |||
DM9000
ISA to Ethernet MAC Controller with Integrated 10/100 PHY
6.1 Network Control Register (00H)
Bit
Name
Default
7
EXT_PHY 0,RW
6
WAKEEN 0,RW
5 RESERVED 0,RO
4
FCOL
0,RW
3
FDX
0,RW
2:1
LBK
00,RW
0
RST
0,RW
Description
Selects external PHY when set. Selects Internal PHY when clear. This bit will not
be affected after software reset
Wakeup Event Enable
When set, it enables the wakeup function. Clearing this bit will also clears all
wakeup event status
This bit will not be affected after a software reset
Reserved
Force Collision Mode, used for testing
Full-Duplex Mode. Read only on Internal PHY mode. R/W on External PHY mode
Loopback Mode
Bit 2 1
0 0 Normal
0 1 MAC Internal loopback
1 0 Internal PHY 100M mode digital loopback
1 1 (Reserved)
Software reset and auto clear after 10us
6.2 Network Status Register (01H)
Bit
Name
Default
7
SPEED
0,RO
6
LINKST
0,RO
5
WAKEST 0,RW/C1
4 RESERVED 0,RO
3
TX2END 0,RW/C1
2
TX1END 0,RW/C1
1
RXOV
0,RO
0 RESERVED 0,RO
Description
Media Speed 0:100Mbps 1:10Mbps, when Internal PHY is used. This bit has no
meaning when LINKST=0
Link Status 0:link failed 1:link OK, when Internal PHY is used
Wakeup Event Status. Clears by read or write 1
This bit will not be affected after software reset
Reserved
TX Packet 2 Complete Status. Clears by read or write 1
Transmit completion of packet index 2
TX Packet 1 Complete status. Clears by read or write 1
Transmit completion of packet index 1
RX FIFO Overflow
Reserved
6.3 TX Control Register (02H)
Bit
Name
Default
7 RESERVED 0,RO
6
TJDIS
0,RW
5
EXCECM 0,RW
4 PAD_DIS2 0,RW
3 CRC_DIS2 0,RW
2 PAD_DIS1 0,RW
1 CRC_DIS1 0,RW
0
TXREQ
0,RW
Description
Reserved
Transmit Jabber Disable
When set, the transmit Jabber Timer (2048 bytes) is disabled. Otherwise it is Enable
Excessive Collision Mode Control : 0:aborts this packet when excessive collision
counts more than 15, 1: still tries to transmit this packet
PAD Appends Disable for Packet Index 2
CRC Appends Disable for Packet Index 2
PAD Appends Disable for Packet Index 1
CRC Appends Disable for Packet Index 1
TX Request. Auto clears after sending completely
Final
13
Version: DM9000-DS-F03
April 23, 2009
Share Link: 