DM9000 Ver la hoja de datos (PDF) - Davicom Semiconductor, Inc.

Número de pieza

componentes Descripción

Lista de partido

DM9000

ISA to Ethernet MAC Controller with Integrated 10/100 PHY

Davicom Semiconductor, Inc. 

DM9000

ISA to Ethernet MAC Controller with Integrated 10/100 PHY

6.4 TX Status Register I ( 03H ) for packet index I

Bit

Name

Default

Description

7

TJTO

0,RO Transmit Jabber Time Out

It is set to indicate that the transmitted frame is truncated due to more than 2048

bytes are transmitted

6

LC

0,RO Loss of Carrier

It is set to indicate the loss of carrier during the frame transmission. It is not valid in

internal loopback mode

5

NC

0,RO No Carrier

It is set to indicate that there is no carrier signal during the frame transmission. It is

not valid in internal loopback mode

4

LC

0,RO Late Collision

It is set when a collision occurs after the collision window of 64 bytes

3

COL

0,RO Collision Packet

It is set to indicate that the collision occurs during transmission

2

EC

0,RO Excessive Collision

It is set to indicate that the transmission is aborted due to 16 excessive collisions

1:0 RESERVED 0,RO Reserved

6.5 TX Status Register II ( 04H ) for packet index I I

Bit

Name

Default

Description

7

TJTO

0,RO Transmit Jabber Time Out

It is set to indicate that the transmitted frame is truncated due to more than 2048

bytes are transmitted

6

LC

0,RO Loss of Carrier

It is set to indicate the loss of carrier during the frame transmission. It is not valid in

internal loopback mode

5

NC

0,RO No Carrier

It is set to indicate that there is no carrier signal during the frame transmission. It is

not valid in internal loopback mode

4

LC

0,RO Late Collision

It is set when a collision occurs after the collision window of 64 bytes

3

COL

0,RO Collision packet, collision occurs during transmission

2

EC

0,RO Excessive Collision

It is set to indicate that the transmission is aborted due to 16 excessive collisions

1:0 RESERVED 0,RO Reserved

6.6 RX Control Register ( 05H )

Bit

Name

Default

7 RESERVED 0,RO

6

WTDIS

0,RW

5 DIS_LONG 0,RW

4 DIS_CRC 0,RW

3

ALL

0,RW

2

RUNT

0,RW

1

PRMSC

0,RW

0

RXEN

0,RW

Description

Reserved

Watchdog Timer Disable

When set, the Watchdog Timer (2048 bytes) is disabled. Otherwise it is enabled

Discard Long Packet

Packet length is over 1522byte

Discard CRC Error Packet

Pass All Multicast

Pass Runt Packet

Promiscuous Mode

RX Enable

Final

14

Version: DM9000-DS-F03

April 23, 2009

Share Link: